View AGM3224I-1_1118247.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

AZ DISPLAYS, INC.
COMPLETE LCD SOLUTIONS
SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY
PART NUMBER: REVISED:
AGM3224I-1 Series MARCH 13, 2007
LCD Module
Main Data No. Item Contents Unit
(1) Module size
167.0(W) x 109.0(H) x 8.5 (D)
mm
(2) Viewing area
120.0 (W) x 90.0 (H)
mm
(3) Dot Number
320
x 3 (R.G.B) (W) x 240 (H)
dots
(4) Dot Size
0.10(W) x 0.34(H)
mm
(5) Dot pitch
0.12(W) x 0.36(H)
mm
(6) LCD type
*Color-STN (Negative & transmissive type) * with Anti glare upper polarizer .
-
(7) Contrast ratio
40
-
(8) Duty
1/242
-
(9) Viewing direction
6 O`clock
-
(10) Operating temperature
0
~ +50
C
(11) Storage temperature
-20
~ +60
C
(12) Backlight
LED x 16
pcs
(13) Power Supply Voltage
VDD=5.0 V
or 3.3 V
VLCD=22.5 V
V
(14) Weight
200 (Approx.)
g
Page 1
Interface Pin Connection CN1' Pin No. Signal FFC'Pitch 1.0mm, width 17.0mm. Pin Function
1
FLM
First Line Marker
2
CL1
Input data latch signal ( LOAD )
3
CL2
Data shift clock ( CP )
4
DISP OFF
Display control signal H:ON
L:OFF
5
VDD
Power supply for Logic
6
VSS
GND
7
VLCD
Power supply for LCD
8
D0
Display data
9
D1
Display data
10
D2
Display data
11
D3
Display data
12
D4
Display data
13
D5
Display data
14
D6
Display data
15
D7
Display data
16
VSS
GND
CN2'M63-M83-04 (MITSUMI) Pin No. Signal Function
1
LED(+)
Power supply voltage for LED
2
-
-----------------------
3
-
-----------------------
4
LED(-)
LED GND
Page 2
Block Diagram
Timing Circuit
CL1 CL2 DISP
D0~D7
Y1
Column
Driving Circuit
FLM
Circuit
X1
Row Driving
COLOR
X240
LCD
PANEL
320xRGBx240 DOTS
VDD VSS
VLCD
Power Supply Circuit
CN2 VLED(+) VLED(-)
LED
Y960
Page 3
Maximum Ratings
Electrical Absolute Maximum Ratings. (LCM) (VSS=0V) Item Symbol Min. Max. Unit Power supply for Logic VDD-VSS -0.3 7.0 V Contrast Adjustment Voltage VLCD-VSS 0 45 V Input voltage (Note 1) Vi -0.3 VDD+0.3 V Note 1. FLM,CL1,CL2,DISP,D0~D7. Note 2. Ta=25 C Note 3. Make certain you are grounded when handling LCM.
Environmental Absolute Maximum Ratings Operating Item MIN. MAX. Ambient Temperature 0 C 50 C Humidity Note 4
Vibration
-
2.45m/s
Shock
-
29.4m/s
Storage MIN. MAX. -20 C 60 C Note 4 11.76 m/s Note 5 490 m/s Note 5
Remark
Note1,2,3 No Condensation
1h max Note 6
XYZ directions 11ms
Note 1. Ta at -20 --------<48hours, at 60 --------<120 hours. C C Note 2. Background color changes slightly depending on ambient temperature. The phenomenon is reversible. Note 3. Ta<=40 : 85%RH MAX. C Ta> 40 : Absolute humidity must be lower than the humidity of 85% RH at 40 C C. Note 4. The module should be operated normally after the test is finished. Note 5. 5Hz ~ 100Hz (Except resonance frequency).
Page 4
Electrical Characteristics
Electrical Characteristics of LCD Item Symbol Power Supply for Logic VDD Input Signal Voltage VIH Note (1) VIL Condition MIN. VDD-VSS 3.15 "H" Level 0.8VDD "L" Level 0 VDD=5.0V VDD=3.3V VLCD=22.5V, Note (2) Typ. 5.0 Max. Unit 5.5 V VDD V 0.2VDD 5.0 mA 5.0 mA 13.0 mA
Power supply current Logic
IDD
Power supply current Lcd
IEE
2.2 1.0 6.5
Recommended LCD Driving Voltage
VLCD -VSS
Ta=0 C Duty=1/242 C Bias=1/15 Ta=25 Ta=50 C
(23.6)
22.0
22.5
23.0
V
Frame Freguency
fFLM
130
(21.4) 150
170
Hz
Note (1) FLM,CL1,CL2,DISP,D0~D7. Note (2) fFLM=150Hz,Ta=25 C,Display pattern is Black/White cross pattern as below.
Electrical Characteristics of Backlight Min. Typ. Max. Unit Item Symbol Voltage VLED (4.2) (4.3) (4.4) V Current ILED 288.0 mA Number of LED 16 EA Power Consumption 1.24 W Note (1): VLED = VLED(+) - VLED(-) . Note (2): The current of LED is 18 mA for each one. LED driving in constant current mode is recommended . Note (3): LED power consumption is around 0.0775W for each one.
Condition Note 1 Note 2 Note 3
Page 5
Optical Characteristics
Optical Characteristics of LCD Condition Item Symbol Viewing Angle Range 1, 2 =0K 2 Contrast Ratio K =0 =0 Rise tr =0,=0 Response Time Fall tf =0,=0 x R y x G y Color Tone =0,=0 x (CIE Coordinate) B y x W y Min. Typ. (40) Ta= 25 C.(Backlight On) Max. Unit Remark Deg. Note 1,2 Note 2
20
40
-
(250)
-
ms
-
(200)
-
ms
Note 2
(0.44) (0.26) (0.26) (0.49) (0.10) (0.07) (0.21) (0.25)
(0.49) (0.31) (0.31) (0.54) (0.15) (0.12) (0.26) (0.30)
(0.54) (0.36) (0.36) (0.59) (0.20) (0.17) (0.31) (0.35)
-
-
Note 1.
Definition of and
2 Eye from (,1)
Note 2.
Definition of Viewing angle 1 and 2
CR
Y(=180)
1
Eye from (,2)
X
Y(=0)
X`
2.0 1
1<0<2 2
CR vs Viewing and
Page 6
Optical Characteristics of Backlight Item Min, Brightness 100 Brightness Uniformity -
Typ. 150 -
Max. 30
Unit 2 cd/m %
Remark Note 1,2,3 Note 2,3,4
Note 1. Measurement Condition: * Display data should be all "ON" (D0~D7=HIGH). * VDD=5.0V, VLED=4.3V, ILED=288mA,VLCD should be adjusted at the voltage where the peak contrast is obtained by naked eyes as the "All Q" pattern. Note 2. Measurement of the following 5 points on the display.
Y=160 Y=480
Y=800
dots Active area
X=60 X=120 X=180 dots
P1 P4
P3
P2 P5
Note3. The brightness shall be the average of P1~P5 point. Note 4. Definition of the brightness Uniformity
(
Max brightness or Min brightness - Average brightness Average brightness
)
x100%
P age 7
Interface Timing Chart
Timing Chart
CL1
(240+n)xT
FLM
D0~D7
X1
X2
X239 X240
Dummy data
CL1
T
CL2 D7 D6 D5 D4 D3 D2 D1 D0
R0 G0 B0 R1 G1 B1 R2 G2 B2 R3 G3 B3 R4 G4 B4 R5 G5 B5 R6 G6 B6 R7 G7 B7
X1 B314 R315 G315 B315 R316
G316 B316 R317
X2 G317 B317 R318 G318 B318
R319 G319 B319
P age 8
Electrical Characteristics C~50 C) (MODE1) (VDD=3.0~4.5V , V0= +10.0~ +42.0V, Ta=+0 Item Symbol Min. Typ. Max. Unit Shift clock period tWCK 66 ns Shift clock "H" pulse wide tWCKH 23 ns Shift clock "L" pulse wide tWCKL 23 ns Data setup time tDS 10 ns Data hold time tDH 25 ns Latch pulse "H" pulse wide tWLPH 30 ns Shift clock rise to latch pulse rise time tLD 10 ns Shift clock fall to latch pulse fall time tSL 30 ns Latch pulse rise to shift clock rise time tLS 30 ns Latch pulse fall to shift clock fall time tLH 30 ns Enable setup time tTS 12 ns Input signal rise time tR 50 ns Input signal fall time tF 50 ns Output delay time tD 44 ns FLM setup time tFS 30 ns FLM hold time tFH 50 ns Note 1: (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation
tWLPH
CL1
VIH VIL
tLD
tLS tF tWCK
tSL
tLH tWCKH tWCKL
VIH VIL
CL2
tR
tDS
VIH VIL
tDH
D0~D7
LAST DATA
Horizontal retrace period VIH VIL
TOP DATA
CL1
tDS
CL2
tDH
1
2
..
20
tFS
FLM
tFH
P age 9
C~50 C) (VDD=4.5~5.5V , V0= +10.0~ +42.0V, Ta=+0 Item Symbol Min. Typ. Max. Unit Shift clock period tWCK 40 ns Shift clock "H" pulse wide tWCKH 12 ns Shift clock "L" pulse wide tWCKL 14 ns Data setup time tDS 5 ns Data hold time tDH 15 ns Latch pulse "H" pulse wide tWLPH 15 ns Shift clock rise to latch pulse rise time tLD 5 ns Shift clock fall to latch pulse fall time tSL 25 ns Latch pulse rise to shift clock rise time tLS 25 ns Latch pulse fall to shift clock fall time tLH 25 ns Enable setup time tTS 5 ns Input signal rise time (Note 1) tR 50 ns Input signal fall time (Note 1) tF 50 ns Output delay time tD 28 ns FLM setup time tFS 30 ns FLM hold time tFH 50 ns Note 1: (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation (MODE2)
P age 10
Power Supply and Signal Sequence Do not apply DC voltage to the LCD panel because that induces the electrochemical reaction and reduces its life time. Please follow the power supply ON/OFF sequence to prevent DC driving of LCD or latch-up of COMS LSI, as shown below.
max 1ms
VDD
VDD
VSS
VI
VI
VI
VDD VSS
min0
min0
VI VI
min0
Sig
VSS VLCD VSS
VI
min0
VI
min 1FRM
VI
VSS VLCD
(FRM, CL1, CL2, DATA)
VLCD
VI
VI
min0
VSS
DISPOFF VSS
VI
VI
min 1ms
VSS
POWER ON
POWER OFF
Note 1. Please keep the specified sequence because wrong sequence may cause permanent damage to the LCD panel. Note 2. Please use DISPOFF function. Switching by other than the DISPOFF function may cause display deterioration. Note 3. VLCD voltage should be set up to adjusted voltage before DISPOFF signal arises. Otherwise, when DISPOFF signal arises, adjusted contrast image may not be generated. Note 4. Please keep the specified sequence of DISPOFF signal because if the signal is short enough, LCD panel may not be restarted. (min. 1ms)
P age 11
Input Data Allocation Table DDDD Data Signal 7654 Y
D 3
D 2
D 1
D 0
D 7
D 6
D 5
D 4
D 4
D 3
D 2
D 1
D 0
1 X
2
3
4
5
6
7
8
9
10 11 12
-------
9 5 6
9 5 7
9 5 8
9 5 9
9 6 0
1 2 3 4 5 6 7 8 9 10 | | | 238 239 240
R R R R R R R R R R | | | R R R
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
R R R R R R R R R R | | | R R R
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
R R R R R R R R R R | | | R R R
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
R R R R R R R R R R | | | R R R
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
R R R R R R R R R R | | | R R R
G G G G G G G G G G | | | G G G
B B B B B B B B B B | | | B B B
R : RED G : GREEN B : BLUE
P age 12
R
GB
R
GB
V IE W DIR E C T ION
Page 13

▲Up To Search▲

Price & Availability of AGM3224I-1

	To Download AGM3224I-1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .